Analysis Software
Documentation for sPHENIX simulation software
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
oncsSubConstants.h
Go to the documentation of this file. Or view the newest version in sPHENIX GitHub for file oncsSubConstants.h
1 #ifndef __ONCS_SUBEVT_CONSTANTS_H
2 #define __ONCS_SUBEVT_CONSTANTS_H
3 
4 /* the enum types for dump style */
5 #define EVT_DECIMAL 1
6 #define EVT_HEXADECIMAL 2
7 #define EVT_OCTAL 3
8 
9 /* Misc. values */
10 #define MAX_OUTLENGTH 80000
11 
12 // the header length value
13 #define SEVTHEADERLENGTH 4U
14 
15 
16 
17 // ---------------------------------------------------------------------
18 // IDCRAW requests the subevent to be copied without any decoding
19 #define IDCRAW 0
20 
21 // ---------------------------------------------------------------------
22 // IDDGEN uses the standard decoding method imbedded in the subevent
23 // header in the new data format
24 #define IDDGEN 1
25 
26 // ---------------------------------------------------------------------
27 // IDHCPY requests only the subevent header (or the Event header) to be
28 // copied:
29 #define IDHCPY 2
30 
31 // ---------------------------------------------------------------------
32 // the next methods < 10 use what we consider standard methods by
33 // now, i.e., no scheme proprietary to one particular hardware brand
34 
35 #define ID1STR 3
36 #define IDCSTR 4
37 #define ID2EVT 5
38 #define ID4EVT 6
39 #define ID2SUP 7
40 
41 // ---------------------------------------------------------------------
42 // the next methods are for the hammond/g-2 board.
43 
44 #define IDHAMMONDSET 31
45 #define IDHAMMOND 32
46 
47 #define IDSAM 40
48 
49 #define IDMIZNHC 41
50 
51 #define IDDCFEM 51
52 #define IDTECFEM 52
53 
54 #define IDSIS3300 55
55 #define IDCAENV792 56
56 #define IDCAENV785N 57
57 
58 #define IDFIFOBOARD 58
59 #define IDRCPETDATA 59
60 #define IDBSPETDATA 60
61 #define IDUPPETDATA 61
62 #define IDUPPETDATA_V104 62
63 #define IDSIS3300R 65
64 
65 
66 #define IDSRSV01 70
67 #define IDUPPETPARAMS 71
68 
69 #define IDDRS4V1 81
70 #define IDCAENV1742 85
71 
72 #define IDPCONTAINER 89
73 
74 #define IDFNALMWPC 90
75 #define IDFNALMWPCV2 91
76 #define IDDIGITIZERV1 92
77 
78 #define IDTPCFEEV1 97
79 #define IDMVTXV0 98
80 
81 #define IDTPCFEEV2 99
82 
83 #define IDVMM3V1 102
84 
85 #define IDDREAMV0 103
86 
87 #define IDMVTXV1 104
88 #define IDMVTXV2 105
89 #define IDMVTXV3 106
90 
91 #define IDINTTV0 110
92 
93 #define IDTPCFEEV3 120
94 
95 #define IDGL1V0 140
96 
97 
98 // the "level 0", meaning the raw untreated FEM data
99 
100 #define IDBBC_DCM0 IDDCM0OFFSET + 1
101 #define IDMVD_DCM0 IDDCM0OFFSET + 2
102 #define IDDCH_DCM0 IDDCM0OFFSET + 3
103 #define IDPC_DCM0 IDDCM0OFFSET + 4
104 #define IDTEC_DCM0 IDDCM0OFFSET + 5
105 #define IDRICH_DCM0 IDDCM0OFFSET + 6
106 #define IDTOF_DCM0 IDDCM0OFFSET + 7
107 #define IDPBSC_DCM0 IDDCM0OFFSET + 8
108 #define IDPBGL_DCM0 IDDCM0OFFSET + 9
109 #define IDMUTA_DCM0 IDDCM0OFFSET + 10
110 #define IDMUTC_DCM0 IDDCM0OFFSET + 11
111 #define IDMUID_DCM0 IDDCM0OFFSET + 12
112 
113 // the "level 1", FEM data zero-suppressed by the FPGA
114 
115 #define IDBBC_DCM1 IDDCM1OFFSET + 1
116 #define IDMVD_DCM1 IDDCM1OFFSET + 2
117 #define IDDCH_DCM1 IDDCM1OFFSET + 3
118 #define IDPC_DCM1 IDDCM1OFFSET + 4
119 #define IDTEC_DCM1 IDDCM1OFFSET + 5
120 #define IDRICH_DCM1 IDDCM1OFFSET + 6
121 #define IDTOF_DCM1 IDDCM1OFFSET + 7
122 #define IDPBSC_DCM1 IDDCM1OFFSET + 8
123 #define IDPBGL_DCM1 IDDCM1OFFSET + 9
124 #define IDMUTA_DCM1 IDDCM1OFFSET + 10
125 #define IDMUTC_DCM1 IDDCM1OFFSET + 11
126 #define IDMUID_DCM1 IDDCM1OFFSET + 12
127 
128 // the "level 2", data further compressed by the DSP
129 
130 #define IDBBC_DCM2 IDDCM2OFFSET + 1
131 #define IDMVD_DCM2 IDDCM2OFFSET + 2
132 #define IDDCH_DCM2 IDDCM2OFFSET + 3
133 #define IDPC_DCM2 IDDCM2OFFSET + 4
134 #define IDTEC_DCM2 IDDCM2OFFSET + 5
135 #define IDRICH_DCM2 IDDCM2OFFSET + 6
136 #define IDTOF_DCM2 IDDCM2OFFSET + 7
137 #define IDPBSC_DCM2 IDDCM2OFFSET + 8
138 #define IDPBGL_DCM2 IDDCM2OFFSET + 9
139 #define IDMUTA_DCM2 IDDCM2OFFSET + 10
140 #define IDMUTC_DCM2 IDDCM2OFFSET + 11
141 #define IDMUID_DCM2 IDDCM2OFFSET + 12
142 
143 
144 
145 #endif